搜索资源列表
hdlc
- 该工程是基于verilog hdl 语言编写的帧传输协议HDLC帧的发送端代码，会用QUATUSII的人都应该知道如何使用，希望能给你带来帮助-The project is based on the language verilog hdl frame transmission protocol HDLC frame of this generation - Codes will be used QUATUSII people should know how to use, in the hop
SPI_verilog_vhdl
- SPI串口的内核实现 分verilog和HDLC实现
crc16_8bit.v
- 利用verilog硬件描述语言编写的8为并行输入的常crc校验模块。hdlc子模块
rece_7E
- HDLC控制接收数据开始标志7E和去零模块，用于FPGA与E1相接，Verilog HDL语言编写
crc_verilog
- HDLC控制协议中CRC校验码算法代码，为CRC16，Verilog语言
HDLC设计代码
- verilog 设计的HDLC 链路逻辑
HDLC_controller.rar
- a verilog code for hdlc controller,a verilog code for hdlc controller
HDLC
- verilog HDL语言编写的HDLC协议的IP核，包括通讯控制及CRC。-written in verilog HDL HDLC protocol IP core, including communications control and CRC.
HDLC
- hdlc设计，包括flag检测，插0、串并转换等设计，采用verilog编程。-hdlc design, using verilog
hdlc
- HDLC接口协议的FPGA实现使用verilog-design of HDLC
hdlc_decode
- 基于Verilog的HDLC解码器。其中时钟的提取采用数字锁相环-The HDLC decoder based on Verilog. Which are extracted using digital phase-locked loop clock
hdlc_latest.tar
- HDLC在通讯设备中占有重要地位，本文件提供了完整正确的HDLC的硬件逻辑设计！对设计和学习都具有参考价值-HDLC in the communications equipment plays an important role, this document is to provide a complete hardware HDLC correct logic design! Design and learning have a reference value
hdlc
- HDLC协议控制器，用FPGA实现的verilog源代码-HDLC protocol controller, implemented with FPGA verilog source code
hdlc_encode
- 基于Verilog的HDLC解码器。输出外接485进行差分输出。-HDLC-based Verilog decoder. Output of an external differential output 485.
53147HDLC
- hdlc协议的相关程序，用verilog语言编写，供大家交流学习- hdlc protocol procedures using Verilog language for the exchange of learning
680605rece_7E
- hdlc协议的相关程序，用verilog语言编写，供大家交流学习-hdlc protocol procedures using Verilog language for the exchange of learning
HDLC_FPGA
- HDLC接口协议的FPGA实现,使用Verilog hdl-FPGA HDLC interface protocol implementation using Verilog hdl